View LA72715V-12_8306273.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

specifications of any and all sanyo semiconductor co.,l td. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer ' s products or equipment. to verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer ' sproductsor equipment. any and all sanyo semiconductor co.,ltd. products described or contained herein are, with regard to "standard application", intended for the use as general el ectronics equipment (home appliances, av equipment, communication device, office equipment, industrial equ ipment etc.). the products mentioned herein shall not be intended for use for any "special application" (medica l equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, t ransportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of re liability and can directly threaten human lives in case of failure or malfunction of the product or may cause har m to human bodies, nor shall they grant any guarantee thereof. if you should intend to use our products for app lications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. if there is n o consultation or inquiry before the intended use, our customer shall be solely responsible for the use. n1908 ms / d2607 ti im 20070928-s00006, s00003 no.a0982-1/12 la72715v la72715va overview jpn mts (multi channel television sound) decoder ic features ? with sif circuit, alignment-free* stereo channel separation. * in base band signal input mode, separation is adjusted by input level. ? three i 2 c slave-addresses are prepared. ? the maximum output level is as large as 4.2dbv. (frequency = 1khz, distortion = less than 3%, v cc = 5v, typ) ? the external clock is unnecessary. ? a couple of external input terminal is prepared. functions ? stereo & bilingual demodulation. ? stereo & bilingual detection. ? just clock out. specifications maximum ratings at ta = 25 c parameter symbol conditions ratings unit maximum power supply voltage v cc h max 7.0 v allowable power dissipation pd max ta 80 c, mounted on a specified board* 203 mw operating temperature topr -20 to +80 c storage temperature tstg -55 to +150 c * mounted on a specified board: 114.3mm 76.1mm 1.6mm glass epoxy board monolithic linear ic jpn mts (multi channel television sound) decoder ic orderin g numbe r : ena0982a
la72715v, 72715va no.a0982-2/12 operating ranges at ta = 25 c parameter symbol conditions ratings unit recommended operating voltage v cc h 5.0 v allowable operating voltage v cc h op 4.5 to 5.5 v electrical characteristics at ta = 25 c, v dd = 5v [condition of input signal at pin 5] base band input [output] l-ch: pin 18, r-ch: pin 17 parameter symbol conditions ratings unit min typ max current dissipation i cc 1 no signal, inflow current at pin 19 18 26 34 ma mono output level v o mn1 fm = 1khz, 100% mod, pre-emphasis off -6 -4.5 -3 dbv 501 595 708 mvrms mono l/r level difference v o mn1 fm = 1khz, 100% mod, pre-emphasis off -1 0 1 db mono distortion thdm1 fm = 1khz, 100% mod, pre-emphasis off 0.2 0.5 % mono frequency characteristics fcm1 fm = 10khz/1khz, 100% mod, 15khz lpf pre-emphasis off -18 -13.5 db mono s/n snm1 non mod, 15khz lpf 60 65 db stereo output level v o st1 fm = 1khz, 100% mod, cue (stereo), 15khz lpf -6 -4.5 -3 dbv 501 595 708 mvrms stereo distortion thds1 fm = 1khz, 100% mod, cue (stereo), 15khz lpf 0.5 1 % stereo s/n sns1 sub carrier (non mod), cue (stereo), 15khz lpf 50 60 db main output level v o ma1 fm = 1khz, 100% mod, cue (bilingual), 15khz lpf -6 -4.5 -3 dbv 501 595 708 mvrms main distortion thdma1 fm = 1khz, 100% mod, cue (bilingual), 15khz lpf 0.2 0.5 % main s/n snma1 sub carrier (non mod), cue (bilingual), 15khz lpf 60 65 db sub output level v o su1 fm = 1khz, 100% mod, cue (bilingual), 15khz lpf -6 -4.5 -3 dbv 501 595 708 mvrms sub distortion thdsu1 fm = 1khz, 100% mod, cue (bilingual), 15khz lpf 0.7 1.5 % sub frequency characte ristics fcsu1 fm = 10khz/1khz, 60% mod, cue (bilingual), 15khz lpf, pre-emphasis off -18 -14.5 db sub main s/n snsu1 sub carrier (non mod), cue (bilingual), 15khz lpf 50 60 db stereo separation l r sepr1 fm = 1khz (l-only), 60% mod, cue (stereo), 15khz lpf 35 43 db stero separation r l sepl1 fm = 1khz (r-only), 60% mod, cue (stereo), 15khz lpf 35 43 db stay behind carrier level (sub) clsu1 main = 0%, sub = 0% (carrier) cue (bilingual) -50 -40 dbv stay behind carrier level (main) clma1 main = 0%, sub = 0% (carrier) cue (bilingual) -55 -45 dbv cross-talk main sub ctsub1 main : fm = 1khz, 100% modulation, cue (bilingual), 1khz bpf 55 62 db cross-talk sub main ctma1 sub : fm = 1khz, 100% modulation, cue (bilingual), 1khz bpf 55 62 db mode output mono modmo1 input = mono signal 1.7 2 2.3 v mode output stereo modst1 input = stereo signal 0 1 1.3 v mode output bilingual modbi1 input = bilingual signal 2.7 3 3.3 v just clock output high voltage jch1 f = 400hz (mono), 25% mod 4 v just clock output low voltage jcl1 f = 400hz (mono), 10% mod 1 v max output level mol1 f = 1khz, distortion = 3% 3.3 4.2 dbv 1462 1622 mvrms external input level extin1 f = 1khz, (pin 12 & pin 13 input) -14.5 dbv 188.4 mvrms
la72715v, 72715va no.a0982-3/12 [condition of input signal at pin 5] deviation of sif input mono : (fm = 1khz) 100% 4.5mhz 25khz pre-emphasis on [output] l-ch : pin 18, r-ch : pin 17 parameter symbol conditions ratings unit min typ max current dissipation i cc 2 no signal, inflow current at pin 19 20 28 36 ma input sensitivity level v s in fc = 4.5mhz 70 90 110 db v 3.16 31.62 316.2 mvrms mono output level v o mn2 fm = 1khz, 100% mod, pre-emphasis off -6 -4.5 -3 dbv 501 595 708 mvrms mono l/r level difference v o mn2 fm = 1khz, 100% mod, pre-emphasis off -1 0 1 db mono distortion thdm2 fm = 1khz, 100% mod, pre-emphasis off 0.2 0.5 % mono frequency characteristics fcm2 fm = 10khz/1khz, 100% mod, 15khz lpf pre-emphasis off -18 -13.5 db mono s/n snm2 non mod, 15khz lpf 55 60 db stereo output level v o st2 fm = 1khz, 100% mod, cue (stereo), 15khz lpf -6 -4.5 -3 dbv 501 595 708 mvrms stereo distortion thds2 fm = 1khz, 100% mod, cue (stereo), 15khz lpf 0.5 1 % stereo s/n sns2 sub carrier (non mod), cue (stereo), 15khz lpf 50 57 db main output level v o ma2 fm = 1khz, 100% mod, cue (bilingual), 15khz lpf -6 -4.5 -3 dbv 501 595 708 mvrms main distortion thdma2 fm = 1khz, 100% mod, cue (bilingual), 15khz lpf 0.2 0.5 % main s/n snma2 sub carrier (non mod), cue (bilingual), 15khz lpf 55 60 db sub output level v o su2 fm = 1khz, 100% mod, cue (bilingual), 15khz lpf -6 -4.5 -3 dbv 501 595 708 mvrms sub distortion thdsu2 fm = 1khz, 100% mod, cue (bilingual), 15khz lpf 0.7 1.5 % sub frequency characte ristics fcsu2 fm = 10khz/1khz, 60% mod, cue (bilingual), 15khz lpf, pre-emphasis off -18 -14.5 db sub main s/n snsu2 sub carrier (non mod), cue (bilingual), 15khz lpf 50 58 db stereo separation l r sepr2 fm = 1khz (l-only), 60% mod, cue (stereo), 15khz lpf 35 38 db stero separation r l sepl2 fm = 1khz (r-only), 60% mod, cue (stereo), 15khz lpf 35 38 db stay behind carrier level (sub) clsu2 main = 0%, sub = 0% (carrier) cue (bilingual) -50 -40 dbv stay behind carrier level (main) clma2 main = 0%, sub = 0% (carrier) cue (bilingual) -55 -45 dbv cross-talk main sub ctsub2 main : fm = 1khz, 100% modulation, cue (bilingual), 1khz bpf 55 62 db cross-talk sub main ctma2 sub : fm = 1khz, 100% modulation, cue (bilingual), 1khz bpf 55 62 db mode output mono modmo2 input = mono signal 1.7 2 2.3 v mode output stereo modst2 input = stereo signal 0 1 1.3 v mode output bilingual modbi2 input = bilingual signal 2.7 3 3.3 v just clock output high voltage jch2 f = 400hz (mono), 25%mod 4 v just clock output low voltage jcl2 f = 400hz (mono), 10%mod 1 v max output level mol2 f = 1khz, distortion = 3% 3.3 4.2 dbv 1462 1622 mvrms external input level extin2 f = 1khz, (pin 12 & pin 13 input) -14.5 dbv 188.4 mvrms
la72715v, 72715va no.a0982-4/12 package dimensions package dimensions unit : mm (typ) unit : mm (typ) 3175c [la72715v] 3287 [la72715va] sanyo : ssop24(275mil) 7.8 5.6 7.6 0.22 0.65 (0.33) 12 13 24 1 0.5 0.15 1.5max 0.1 (1.3) sanyo : ssop24(225mil) 6.4 6.5 0.5 4.4 (0.5) (1.3) 24 13 1 12 0.22 0.5 0.15 0.1 1.5max
la72715v, 72715va no.a0982-5/12 block diagram and application circuit example 1k 1k 100k sif_in from tuner match resistance (*2) 4.5mhz bpf just clk out (open collector) i 2 c data 10k mpx in base band mode application controlled by i 2 c n.c n.c. n.c. n.c. i 2 c clock test1 slave add select v cc 5v mode i/o ext_in(r) mute h:mute open/l:normal v cc gnd 1 f 4.7 f 0.1 f 0.01 f to 0.047 f (*1) 1 f ext_in(l) 1 f 4.7 f (*3) 1 f out(r) 2.2 f or more h:84h open:80h l:a0h + out(l) 2.2 f or more + 2.2 f + + 1 2 3 4 4 10 f + 5 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 main sub cue det sub det logic control cue bpf 4.5fh trap 15khz lpf main deem just clk i 2 c decode 15khz lpf 3.5fh clk.g sub bpf sub deem sub demod comp regulator mode 952hz bpf am demod sif matrix sw lch rch amp(10db) 0.1 f slave address = 1000 000*b (16pin : open) slave address = 1000 010*b (16pin : h) slave address = 1010 000*b (16pin : l) + 47 f 100 h r1 r2 (*2) 470k to 1m (*1) v cc the value of (1*), (2*), and (3*) affects sensitivity for si gnal detection. it must be adjusted depending on the circumstances by the user. (1*): recommended constant value 0.0033 f + 470k (values when tested) (2*): recommended matching resistor value r1=1k , r2=1k recommended bpf murata sfsra4m50df00-b0 (3*): recommended constant value 4.7 f to 10k the ceramic capacitor may be us ed for the electrolytic capacitor.
la72715v, 72715va no.a0982-6/12 pin functions pin no. pin name dc voltage ac level function equivalent circuit 1 am detector dc : 2.3v reference terminal of am detection. 10k 10k v cc 1k 1k pad 2 14 dc filter out 2pin dc : 2.6v 14pin dc : 2.1v absorbing the dc offset of signal line by external capacity. pad 3 15 dc filter in dc : 2.4v absorbing the dc offset of signal line by external capacity. 2.4v 1k 2k 2k 100k pad 4 fm filter dc : 2.9v filter termi nal for making stable dc voltage of fm detection output in sif part. normally, use a condenser of 4.7 f. increase the capacity value with concerning frequency characteristics of low level. 1k 1k pad 5 sif input dc : 2.4v input terminal for sif. the input impedance is about 5k . be care for about pattern layout of the input circuit, because of causing buzz-beat and buzz by leaking noise signal into the input terminal. (the noise signal depending on sound is particularly video signal and chroma signal and so on. vif carrier becomes noise signal.) 10k 10k 500 500 pa d 6 gnd continued on next page.
la72715v, 72715va no.a0982-7/12 continued from preceding page. pin no. pin name dc voltage ac level function equivalent circuit 7 just clock out 5v 0v rectangle wave output for just clock. (open collector) 100k pull-up 5k pad 8 mute control pin. dc : 0v mute : 3.0v to 1k 100k 70k 2.4v pad 9 serial data input pin. 0v 5v high : 2.5v to 5v low : 0v to 1.5v 500 30 a pad 10 serial clk input pin 0v 5v high : 2.5v to 5v low : 0v to 1.5v 500 30 a pad 11 test1 12 extin_r dc : 2.4v -14.5dbv ext input rch not used : open 2.4v 50k v cc 1k pad 13 extin_l dc : 2.4v -14.5dbv ext input lch not used : open 2.4v 50k v cc 1k pad continued on next page.
la72715v, 72715va no.a0982-8/12 continued from preceding page. pin no. pin name dc voltage ac level function equivalent circuit 16 slave add select 17 18 line out (r) terminal line out (l) terminal dc : 2.4v ac : -4.5dbv line output pin. 250 300 50k 50k 2.5pf 2.5pf pa d 19 v cc 5v 20 mts mode out no signal dc : 2.0v detection output for m.t.s. signal. bilingual :3.0v mono :2.0v stereo :1.0v 10k 10k pad 21 reg filt dc : 2.4v filter terminal of reference voltage source 10k 10k 10k 500 50k 500 pad 22 23 24 nc i 2 c bus serial interface specification (1) data transfer manual this ic adopts control method (i 2 c-bus) with serial data, and controlled by two terminals which called scl (serial clock) and sda (serial data). at first, set up *1 the condition of starting data transfer, and after that, input 8 bit data to sda terminal with synchronized scl terminal clock. the orde r of transferring is first, msb (the most scale of bit), and save the order. the 9th bit takes ack (acknowledge) period, during scl terminal takes ?h?, this ic pull down the sda terminal. after transfer red the necessary data, two terminals lead to set up and of *2 data transfer stop condition, thus the transfer comes to close. *1 defined by scl rise down sda during ?h? period. *2 defined by scl rise up sda during ?h? period. (2) transfer data format after transfer start condition, transfers slave address (1000 000 * ) to sda terminal, control data, then, stop condition (see figure 1). slave address is made up of 7bits, *3 8th bit shows the direction of transferring data, if it is ?l? takes write mode (as this ic side, this is input operation mode), and in case of ?h? reading mode (as this ic side, this is output operation mode). data works with all of bit, transfer the stop condition before stop 8bit transf er, and to stop transfer, it will be canceled the transfer dates. *3 it is called r/w bit.
la72715v, 72715va no.a0982-9/12 fig.1 data structure ?write? mode start condition slave address r/w l ack control data ack stop condition fig.2 data structure ?read? mode start condition slave address r/w h ack internal data * ack stop condition ? output data as follows ; bit8 is result of stero det (h : stereo) bit7 is result of biling ual det (h : bilingual) bit6 is initial condition ?h? bit5 to bit1 are fixed to ?l? (3) initialize this ic is initialized for circuit protection. initial condition is ?01h (main-mode) ?. reference parameter symbol min max unit low level input voltage v il -0.5 1.5 v high level input voltage v ih 2.5 5.5 v low level output current i ol 3.0 ma scl clock frequency f scl 0 100 khz set-up time for a repeated start condition t su : sta 4.7 s hold time start condition. after this peri od, the first clock pulse is generated t hd : sta 4.0 s low period of the scl clock t low 4.7 s rise time of both sda and sdl signals t r 0 1.0 s high period of the scl clock t high 4.0 s fall time of both sda and sdl signals t f 0 1.0 s data hold time t hd : dat 0 s data set-up time t su : dat 250 ns set-up time for stop condition t su : sto 4.0 s bus free time between a stop and start condition t buf 4.7 s definition of timing t hd:sta t su:sta t low t r t f t high t hd:data t su:dat t su:sto t buf scl sda
la72715v, 72715va no.a0982-10/12 i 2 c control/la72715n/va group number is only 1 (normal use). grp-1 d8 d7 d6 d5 d4 d3 d2 d1 condition 0 0 bilingual * 0 1 main 1 0 sub 1 1 (prohibit) * 0 normal 1 forced mono * 0 normal (mute off) 1 mute * 0 tv mode (sw normal) 1 ext mode (sw ext) * 0 just clock off 1 just clock on * 0 sif mode 1 base band mode * 0 fix 1 prohibit (test mode) *: initial condition read out data d8 d7 d6 d5 d4 d3 d2 d1 condition 0 0 0 0 0 fixed 0 normal 1 stereo det 0 normal 1 bilingual det 0 except an initial condition 1 initial condition test mode condition when stop condition transform at grp-1 data-end, controlled normal mode. grp-2 (only test condition : normally, this group is hidden group) d8 d7 d6 d5 d4 d3 d2 d1 condition/moniter position 0 0 0 0 0 0 0 0 - 0 0 0 0 0 0 0 1 test-01 sif out 0 0 0 0 0 0 1 0 test-02 sub fil out 0 0 0 0 0 0 1 1 test-03 cue fil out 0 0 0 0 0 1 0 0 test-04 sud det out 0 0 0 0 0 1 0 1 test-05 cue dc1 out 0 0 0 0 0 1 1 0 test-06 sub det2 out 0 0 0 0 0 1 1 1 test-07 110k out 0 0 0 0 1 0 0 0 test-08 28k out 0 0 0 0 1 0 0 1 test-09 cue pls out 0 0 0 0 1 0 1 0 test-10 fil zap level slave address 80h (16pin : open) slave address 84h (16pin : v cc ) slave address a0h (16pin : gnd)
la72715v, 72715va no.a0982-11/12 mode select (pin & i 2 c setting) broadcast signal mute pin setting i 2 c output mode read mode out mode i/o 8pin d5 d4 d3 d2 d1 lch (18pin) rch (17pin) mode d8 d7 20pin bilingual l or open 0 0 0 0 0 main sub both 0 1 3v l or open 0 0 0 0 1 main main main 0 1 l or open 0 0 0 1 0 sub sub sub 0 1 l or open 0 0 1 * * main main mono 0 1 * * 1 * * * mute mute mute 0 1 h * * * * * mute mute mute 0 1 l or open 1 0 * * * ext l ext r ext 0 1 stereo l or open 0 0 0 * * l r stereo 1 0 1v l or open 0 0 1 * * l+r l+r mono 1 0 * * 1 * * * mute mute mute 1 0 h * * * * * mute mute mute 1 0 l or open 1 0 * * * ext l ext r ext 1 0 mono l or open 0 0 * * * l+r l+r mono 0 0 2v * * 1 * * * mute mute mute 0 0 h * * * * * mute mute mute 0 0 l or open 1 0 * * * ext l ext r ext 0 0 16pin : slave address select. 0v to 1.5v : a0h, open : 80h, 3.0v to v cc : 84h serial data specification (i 2 c bus communication) data bit msb lsb d8 d7 d6 d5 d4 d3 d2 d1 test sif or base band just clk ext source select normal out mute forced mono bilingual mode select 0 : off 1 : on 0 : sif 1 : base band 0 : off 1 : on 0 : off(tv) 1 : ext 0 : off 1 : on 0 : off 1 : on 00:bilingual 01 : main 10 : sub 11 : unusable note : underline shows default setting
la72715v, 72715va ps no.a0982-12/12 frequency, f ? khz output frequency characteristics typ (30%mod sif_in) ? 10 ? 8 ? 6 ? 4 ? 2 0 2 4 500 1000 1500 6 ? 10 ? 5 0 5 10 0.01 1 0.1 2 3 57 2 3 57 2 3 57 10 1 23 57 23 57 23 57 0.1 10 300 200 100 output level ? db main degree of modulation ? % main degree of modulation ? output level & distortion factor typ (1khz sif_in) 0 2000 1 2 3 0 4 0 output level ? mvrms distortion factor ? % frequency, f ? khz de-emphasis characteristics typ (30%mod sif_in) ? 15 0.01 output level ? db main st_lch st_rch sub main sub output level distortion factor sanyo semiconductor co.,ltd. assumes no responsib ility for equipment failures that result from using products at values that exceed, even momentarily, rate d values (such as maximum ra tings, operating condition ranges, or other parameters) listed in products specif ications of any and all sanyo semiconductor co.,ltd. products described or contained herein. sanyo semiconductor co.,ltd. strives to supply high-qual ity high-reliability products, however, any and all semiconductor products fail or malfunction with some probabi lity. it is possible that these probabilistic failures or malfunction could give rise to acci dents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause dam age to other property. when designing equipment, adopt safety measures so that these kinds of accidents or e vents cannot occur. such measures include but are not limited to protective circuits and error prevention c ircuits for safe design, redundant design, and structural design. upon using the technical information or products descri bed herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of sanyo semiconductor co.,ltd. or any third party. sanyo semiconductor co.,ltd. shall not be liable f or any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above. information (including circuit diagr ams and circuit parameters) herein is for example only; it is not guaranteed for volume production. any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. when designing equi pment, refer to the "delivery specification" for the sanyo semiconductor co.,ltd. product that you intend to use. in the event that any or all sanyo semiconductor c o.,ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities conc erned in accordance with the above law. no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any in formation storage or retrieval system, or otherwise, without the prior written consent of sanyo semiconductor co.,ltd. la72715v/va reference characteristics this catalog provides information as of november, 2008. specifications and inform ation herein are subject to change without notice.

▲Up To Search▲

Price & Availability of LA72715V-12

	To Download LA72715V-12 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .